## 16-Bit, High-Speed, 2.7V to 5.5V microPower Sampling ANALOG-TO-DIGITAL CONVERTER

## FEATURES

- 16-BITS NO MISSING CODES
- VERY LOW NOISE: 3LSBp-p
- EXCELLENT LINEARITY: $\pm 1.5$ LSB typ
- microPOWER: 4.5 mW at 100 kHz

1 mW at 10 kHz

## - MSOP-8 PACKAGE

- 16-BIT UPGRADE TO THE 12-BIT ADS7816 AND ADS7822
- PIN-COMPATIBLE WITH THE ADS7816, ADS7822, AND ADS8320
- SERIAL (SPI ${ }^{\text {™ }} / \mathrm{SSI}$ ) INTERFACE


## APPLICATIONS

- BATTERY-OPERATED SYSTEMS
- REMOTE DATA ACQUISITION
- ISOLATED DATA ACQUISITION
- SIMULTANEOUS SAMPLING, MULTI-CHANNEL SYSTEMS
- INDUSTRIAL CONTROLS
- ROBOTICS
- VIBRATION ANALYSIS


## DESCRIPTION

The ADS8325 is a 16 -bit, sampling, Analog-to-Digital (A/D) converter specified for a supply voltage range from 2.7 V to 5.5 V . It requires very little power, even when operating at the full 100 kHz data rate. At lower data rates, the high speed of the device enables it to spend most of its time in the powerdown mode. For example, the average power dissipation is less than 1 mW at a 10 kHz data rate.
The ADS8325 offers excellent linearity and very low noise and distortion. It also features a synchronous serial (SPI/SSI compatible) interface and a differential input. The reference voltage can be set to any level within the range of 2.5 V to $V_{D D}$.
Low power and small size make the ADS8325 ideal for portable and battery-operated systems. It is also a perfect fit for remote data acquisition modules, simultaneous multichannel systems, and isolated data acquisition. The ADS8325 is available in an MSOP-8 package.


Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

Absolute Maximum Ratings over operating free-air temperature, unless otherwise noted.


NOTES: (1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions of extended periods may affect device reliability. (2) All voltage values are with respect to ground terminal.

## ELECTROSTATIC DISCHARGE SENSITIVITY

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.
ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## PACKAGE/ORDERING INFORMATION

| PRODUCT | MAXIMUM INTEGRAL LINEARITY ERROR (LSB) | NO MISSING CODES ERROR (LSB) | PACKAGELEAD | PACKAGE DESIGNATOR ${ }^{(2)}$ | SPECIFIED TEMPERATURE RANGE | PACKAGE MARKING | ORDERING NUMBER | TRANSPORT MEDIA, QUANTITY |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADS8325I | $\pm{ }^{ \pm}$ | 15 <br> 1 | ${ }_{\text {MSOP-8 }}$ | DGK | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ | B25 | ADS8325IDGKT ADS8325IDGKR | Tape and Reel, 250 Tape and Reel, 2500 |
| ADS8325IB | $\pm 4$ | 16 <br>  | $\underset{\text { MSOP-8 }}{ }$ | DGK | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ | B25 | ADS8325IBDGKT ADS8325IBDGKR | Tape and Reel, 250 Tape and Reel, 2500 |

NOTE: (1) No Missing Codes Error specifies a 5V power supply and reference voltage. (2) For the most current specifications and package information, refer to our web site at www.ti.com.

PACKAGE DISSIPATION RATING TABLE

| PACKAGE | $\mathbf{R}_{\theta \mathrm{JC}}$ | $\mathbf{R}_{\theta \mathrm{JA}}$ | DERATING FACTOR <br> ABOVE $\mathbf{T}_{\mathrm{A}}=\mathbf{2 5}{ }^{\circ} \mathrm{C}$ | $\mathbf{T}_{\mathbf{A}} \leq 25^{\circ} \mathrm{C}$ <br> POWER RATING | $\mathbf{T}_{\mathrm{A}}=70^{\circ} \mathrm{C}$ <br> POWER RATING | $\mathbf{T}_{\mathbf{A}}=85^{\circ} \mathrm{C}$ <br> POWER RATING |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DGK | $39.1^{\circ} \mathrm{C} / \mathrm{W}$ | $206.3^{\circ} \mathrm{C} / \mathrm{W}$ | $4.847 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ | 606 mW | 388 mW | 315 mW |

## EQUIVALENT INPUT CIRCUIT



Diode Turn-On Voltage: 0.35 V
Equivalent Analog Input Circuit


Equivalent Reference Input Circuit


Equivalent Digital Input/Output Circuit

## RECOMMENDED OPERATING CONDITIONS

|  |  | MIN | TYP | MAX | UNIT |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Supply Voltage <br> GND to $V_{D D}$ | Low-Voltage Levels | 2.7 |  | 3.6 | V |
|  | 5V Logic Levels | 4.5 | 5.0 | 5.5 | V |
|  | 2.5 |  | $\mathrm{~V}_{\mathrm{DD}}$ | V |  |
| Analog Input <br> Voltage | -IN | -0.3 | 0 | 0.5 | V |
|  | $+\mathrm{IN}-(-\mathrm{IN})$ | 0 |  | $\mathrm{~V}_{\text {REF }}$ | V |
| Operating Junction Temperature <br> Range, $\mathrm{T}_{\mathrm{J}}$ | -40 |  | 125 | ${ }^{\circ} \mathrm{C}$ |  |

## ELECTRICAL CHARACTERISTICS: V

Over recommended operating free-air temperature at $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\text {REF }}=+5 \mathrm{~V},-\mathbb{N}=G N D, f_{\text {SAMPLE }}=100 \mathrm{kHz}$, and $\mathrm{f}_{\mathrm{CLK}}=24 \cdot \mathrm{f}_{\text {SAMPLE }}$, unless otherwise noted.

| PARAMETER | CONDITIONS | ADS8325I |  |  | ADS8325IB |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| ANALOG INPUT <br> Full-Scale Range <br> Operating Common-Mode Signal <br> Input Resistance <br> Input Capacitance <br> Input Leakage Current <br> Differential Input Capacitance <br> Full-Power Bandwith <br> FSBW | $\begin{aligned} & +\mathrm{IN}-(-\mathrm{IN}) \\ & -\mathrm{IN}=\mathrm{GND} \end{aligned}$ <br> $-\mathrm{IN}=$ GND, During Sampling $-\mathrm{IN}=\mathrm{GND}$ <br> +IN to -IN , During Sampling $\mathrm{f}_{\mathrm{S}}$ Sinewave, SINAD at -3 dB | $\begin{gathered} 0 \\ -0.3 \end{gathered}$ | $\begin{gathered} 5 \\ 45 \\ \pm 50 \\ 20 \\ 20 \end{gathered}$ | $\begin{gathered} V_{\text {REF }} \\ 0.5 \end{gathered}$ | * | $\begin{aligned} & * \\ & * \\ & * \\ & * \\ & * \end{aligned}$ | * | V <br> V <br> $\mathrm{G} \Omega$ <br> pF <br> nA <br> pF <br> kHz |
| DC ACCURACY  <br> Resolution  <br> No Missing Code NMC <br> Integral Linearity Error INL <br> Offset Error $\mathrm{V}_{\mathrm{OS}}$ <br> Offset Error Drift $\mathrm{TCV}_{\text {OS }}$ <br> Gain Error $\mathrm{G}_{\text {ERR }}$ <br> Gain Error Drift TCG <br> Noise  <br> Power-Supply Rejection  | $4.75 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.25$ | $\begin{aligned} & 16 \\ & 15 \end{aligned}$ | $\begin{gathered} \pm 3 \\ \pm 0.75 \\ \pm 0.2 \\ \\ \pm 0.3 \\ 20 \\ 3 \\ \hline \end{gathered}$ | $\begin{gathered} \pm 6 \\ \pm 1.5 \\ \pm 24 \end{gathered}$ | $\begin{gathered} * \\ 16 \end{gathered}$ | $\begin{gathered} \pm 1.5 \\ \pm 0.5 \\ * \\ * \\ * \\ * \\ \hline \end{gathered}$ | $\begin{gathered} \pm 4 \\ \pm 1 \\ \pm 12 \end{gathered}$ | Bits <br> Bits LSB <br> mV ppm $/{ }^{\circ} \mathrm{C}$ LSB $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ $\mu \mathrm{VRMS}$ LSB |
| SAMPLING DYNAMICS <br> Conversion Time Acquisition Time Throughout Rate Clock Frequency | $\begin{gathered} 24 \mathrm{kHz}<\mathrm{f}_{\mathrm{CLK}} \leq 2.4 \mathrm{MHz} \\ \mathrm{f}_{\mathrm{CLK}}=2.4 \mathrm{MHz} \end{gathered}$ | $\begin{aligned} & 6.667 \\ & 1.875 \\ & \\ & 0.024 \end{aligned}$ |  | $\begin{gathered} 666.7 \\ 100 \\ 2.4 \end{gathered}$ | $*$ $*$ <br> * |  | * <br> * <br> * | $\begin{gathered} \mu \mathrm{s} \\ \mu \mathrm{~s} \\ \mathrm{kSPS} \\ \mathrm{MHz} \end{gathered}$ |
| AC ACCURACY  <br> Total Harmonic Distortion THD <br> Spurious-Free Dynamic Range SFDR <br> Signal-to-Noise Ratio SNR <br> Signal-to-Noise + Distortion SINAD <br> Effective Number of Bits ENOB | 5Vp-p Sinewave, at 1 kHz <br> $5 \mathrm{Vp}-\mathrm{p}$ Sinewave, at 1 kHz <br> 5Vp-p Sinewave, at 1 kHz |  | $\begin{array}{r} -100 \\ -100 \\ -90 \\ -90 \\ 14.6 \end{array}$ |  |  | $\begin{gathered} -106 \\ -108 \\ -91 \\ -91 \\ 14.7 \end{gathered}$ |  | dB <br> dB <br> dB <br> dB <br> Bits |
| VOLTAGE REFERENCE INPUT <br> Reference Voltage <br> Reference Input Resistance <br> Reference Input Capacitance <br> Reference Input Current | $\begin{gathered} \overline{\mathrm{CS}}=\mathrm{GND}, \mathrm{f}_{\mathrm{SAMPLE}}=0 \mathrm{~Hz} \\ \overline{\mathrm{CS}}=\mathrm{V}_{\mathrm{DD}} \\ \overline{\mathrm{CS}}=\mathrm{V}_{\mathrm{DD}} \end{gathered}$ | 2.5 | $\begin{gathered} 5 \\ 5 \\ 20 \\ 1 \\ 0.1 \end{gathered}$ | $V_{D D}+0.3$ $1.5$ | * | $\begin{aligned} & * \\ & * \\ & * \\ & * \\ & * \end{aligned}$ | * <br> * <br> * | V <br> $\mathrm{k} \Omega$ <br> G $\Omega$ <br> pF <br> mA <br> $\mu \mathrm{A}$ |
| DIGITAL INPUTS(1) <br> Logic Family <br> High-Level Input Voltage Low-Level Input Voltage Input Current Input Capacitance | $V_{1}=V_{D D}$ or GND | $\begin{gathered} 0.7 \cdot \mathrm{~V}_{\mathrm{DD}} \\ -0.3 \end{gathered}$ | CMOS <br> 5 | $\begin{gathered} \mathrm{V}_{\mathrm{DD}}+0.3 \\ 0.3 \cdot \mathrm{~V}_{\mathrm{DD}} \\ \pm 50 \end{gathered}$ | $\begin{aligned} & * \\ & * \end{aligned}$ | * <br> * | $\begin{aligned} & * \\ & * \end{aligned}$ | $\begin{gathered} \mathrm{V} \\ \mathrm{~V} \\ \mathrm{nA} \\ \mathrm{pF} \end{gathered}$ |
| DIGITAL OUTPUTS(1) <br> Logic Family <br> High-Level Output Voltage <br> Low-Level Output Voltage <br> High-Impedance-State Output Current $\quad \mathrm{I}_{\mathrm{Oz}}$ <br> Output Capacitance <br> Load Capacitance <br> Data Format | $\begin{gathered} \mathrm{V}_{\mathrm{DD}}=4.5 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}}=-100 \mu \mathrm{~A} \\ \mathrm{~V}_{\mathrm{DD}}=4.5 \mathrm{~V}, \mathrm{I}_{\mathrm{OL}}=100 \mu \mathrm{~A} \\ \mathrm{CS}=\mathrm{V}_{\mathrm{DD}}, \mathrm{~V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{DD}} \text { or } \mathrm{GND} \end{gathered}$ | $4.44$ <br> Str | CMOS <br> 5 <br> raight Bin | $\begin{array}{r} 0.5 \\ \pm 50 \\ \\ \\ \\ \text { ary } \end{array}$ | * | * <br> * <br> * | * <br> * <br> * | $\begin{gathered} \mathrm{V} \\ \mathrm{~V} \\ \mathrm{nA} \\ \mathrm{pF} \\ \mathrm{pF} \end{gathered}$ |

* indicates the same specifications as the ADS8325I.

NOTE: (1) Applies for 5.0 V nominal supply: $\mathrm{V}_{\mathrm{DD}}(\min )=4.5 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{DD}}(\max )=5.5 \mathrm{~V}$.

## ELECTRICAL CHARACTERISTICS: VDD $=+2.7 \mathrm{~V}$

Over recommended operating free-air temperature at $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{REF}}=+2.5 \mathrm{~V},-\mathrm{IN}=\mathrm{GND}, \mathrm{f}_{\text {SAMPLE }}=100 \mathrm{kHz}$, and $\mathrm{f}_{\mathrm{CLK}}=24 \cdot \mathrm{f}_{\text {SAMPLE }}$, unless otherwise noted.

| PARAMETER | CONDITIONS | ADS8325I |  |  | ADS8325IB |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| ANALOG INPUT <br> Full-Scale Range <br> Operating Common-Mode Signal <br> Input Resistance <br> Input Capacitance <br> Input Leakage Current <br> Differential Input Capacitance <br> Full-Power Bandwith <br> FSBW | $+\mathrm{IN}-(-\mathrm{IN})$ $-\mathrm{IN}=\mathrm{GND}$ <br> $-\mathrm{IN}=$ GND, During Sampling $-\mathrm{IN}=\mathrm{GND}$ <br> +IN to -IN, During Sampling $\mathrm{f}_{\mathrm{S}}$ Sinewave, SINAD at -3 dB | $\begin{gathered} 0 \\ -0.3 \end{gathered}$ | $\begin{gathered} 5 \\ 45 \\ \pm 50 \\ 20 \\ 4 \end{gathered}$ | $\begin{gathered} V_{\text {REF }} \\ 0.5 \end{gathered}$ | $\begin{aligned} & * \\ & * \end{aligned}$ | $\begin{aligned} & * \\ & * \\ & * \\ & * \\ & * \end{aligned}$ | $\begin{aligned} & * \\ & * \end{aligned}$ | V <br> V <br> $\mathrm{G} \Omega$ <br> pF <br> nA <br> pF <br> kHz |
| DC ACCURACY  <br> Resolution  <br> No Missing Code NMC <br> Integral Linearity Error INL <br> Offset Error $\mathrm{V}_{\mathrm{OS}}$ <br> Offset Error Drift $\mathrm{TCV}_{\mathrm{OS}}$ <br> Gain Error $\mathrm{G}_{\text {ERR }}$ <br> Gain Error Drift $\mathrm{TCG}_{\text {ERR }}$ <br> Noise  <br> Power-Supply Rejection  | 16 $2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 3.6 \mathrm{~V}$ | 14 | $\begin{gathered} \pm 3 \\ \pm 0.75 \\ \pm 3 \\ \pm 33 \\ \pm 0.3 \\ 20 \\ 7 \end{gathered}$ | $\begin{gathered} * \\ \pm 6 \\ \pm 1.5 \end{gathered}$ | 15 | $\begin{gathered} \pm 1.5 \\ \pm 0.5 \\ * \\ \pm 16 \\ * \\ * \\ * \end{gathered}$ | Bits <br> $\pm 4$ <br> $\pm 1$ | Bits <br> LSB <br> mV $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ LSB ppm $/{ }^{\circ} \mathrm{C}$ $\mu \mathrm{VRMS}$ LSB |
| SAMPLING DYNAMICS <br> Conversion Time Acquisition Time <br> Throughout Rate <br> Clock Frequency | $\begin{gathered} 24 \mathrm{kHz}<\mathrm{f}_{\mathrm{CLK}} \leq 2.4 \mathrm{MHz} \\ \mathrm{f}_{\mathrm{CLK}}=2.4 \mathrm{MHz} \end{gathered}$ | $\begin{aligned} & 6.667 \\ & 1.875 \\ & 0.024 \end{aligned}$ |  | $\begin{gathered} 666.7 \\ 100 \\ 2.4 \end{gathered}$ |  |  |  | $\begin{gathered} \mu \mathrm{s} \\ \mu \mathrm{~s} \\ \mathrm{kSPS} \\ \mathrm{MHz} \end{gathered}$ |
| AC ACCURACY  <br> Total Harmonic Distortion THD <br> Spurious-Free Dynamic Range SFDR <br> Signal-to-Noise Ratio SNR <br> Signal-to-Noise + Distortion SINAD <br> Effective Number of Bits ENOB | 2.5Vp-p Sinewave, at 1 kHz 2.5Vp-p Sinewave, at 1 kHz <br> 2.5Vp-p Sinewave, at 1 kHz |  | $\begin{aligned} & -94 \\ & -96 \\ & -85 \\ & -85 \\ & 13.8 \end{aligned}$ |  |  | $\begin{gathered} * \\ * \\ -86 \\ -85.5 \\ 13.9 \end{gathered}$ |  | dB <br> dB <br> dB <br> dB <br> Bits |
| VOLTAGE REFERENCE INPUT <br> Reference Voltage <br> Reference Input Resistance <br> Reference Input Capacitance <br> Reference Input Current | $\begin{gathered} \overline{\mathrm{CS}}=\mathrm{GND}, \mathrm{f}_{\mathrm{SAMPLE}}=0 \mathrm{~Hz} \\ \overline{\mathrm{CS}}=\mathrm{V}_{\mathrm{DD}} \\ \overline{\mathrm{CS}}=\mathrm{V}_{\mathrm{DD}} \end{gathered}$ | 2.5 | $\begin{gathered} 5 \\ 5 \\ 20 \\ 0.5 \\ 0.1 \end{gathered}$ | $V_{D D}+0.3$ $0.75$ | * | $\begin{aligned} & * \\ & * \\ & * \\ & * \\ & * \end{aligned}$ | * <br> * | V <br> k $\Omega$ <br> G $\Omega$ <br> pF <br> mA <br> $\mu \mathrm{A}$ |
| DIGITAL INPUTS ${ }^{(1)}$ <br> Logic Family <br> High-Level Input Voltage <br> Low-Level Input Voltage <br> Input Current <br> Input Capacitance | $\begin{gathered} V_{D D}=3.6 \mathrm{~V} \\ V_{D D}=2.7 \mathrm{~V} \\ V_{1}=V_{D D} \text { or } G N D \end{gathered}$ | $\begin{gathered} 2 \\ -0.3 \end{gathered}$ | LVCMOS $5$ | $\left\lvert\, \begin{gathered} \mathrm{V}_{\mathrm{DD}}+0.3 \\ 0.8 \\ \pm 50 \end{gathered}\right.$ | $\begin{aligned} & * \\ & * \\ & * \end{aligned}$ | * <br> * | $\begin{aligned} & * \\ & * \\ & * \end{aligned}$ | $\begin{gathered} \mathrm{V} \\ \mathrm{~V} \\ \mathrm{nA} \\ \mathrm{pF} \end{gathered}$ |
| DIGITAL OUTPUTS ${ }^{(1)}$ <br> Logic Family <br> High-Level Output Voltage $\quad \mathrm{V}_{\mathrm{OH}}$ <br> Low-Level Output Voltage $\mathrm{V}_{\mathrm{OL}}$ <br> High-Impedance-State Output Current $\mathrm{I}_{\mathrm{Oz}}$ <br> Output Capacitance <br> Load Capacitance <br> Data Format | $\begin{gathered} \mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}}=-100 \mu \mathrm{~A} \\ \mathrm{~V}_{\mathrm{DD}}=2.7 \mathrm{~V}, \mathrm{I}_{\mathrm{OL}}=100 \mu \mathrm{~A} \\ \mathrm{CS}=\mathrm{V}_{\mathrm{DD}}, \mathrm{~V}_{1}=\mathrm{V}_{\mathrm{DD}} \text { or } \mathrm{GND} \end{gathered}$ | $V_{D D}-0.2$ | LVCMOS $5$ <br> raight Bina | $\begin{array}{r} 0.2 \\ \pm 50 \\ \\ \\ \\ \text { ary } \end{array}$ | * <br> * | * <br> * <br> * | * <br> * <br> * | $\begin{gathered} \mathrm{V} \\ \mathrm{~V} \\ \mathrm{nA} \\ \mathrm{pF} \\ \mathrm{pF} \end{gathered}$ |

* indicates the same specifications as the ADS8325I.

NOTE: (1) Applies for 3.0 V nominal supply: $\mathrm{V}_{\mathrm{DD}}(\mathrm{min})=2.7 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{DD}}(\max )=3.6 \mathrm{~V}$.

## ELECTRICAL CHARACTERISTICS

Over recommended operating free-air temperature at $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{REF}}=\mathrm{V}_{\mathrm{DD}},-I \mathrm{~N}=\mathrm{GND}, \mathrm{f}_{\mathrm{SAMPLE}}=100 \mathrm{kHz}$, and $\mathrm{f}_{\mathrm{CLK}}=24 \cdot \mathrm{f}_{\mathrm{SAMPLE}}$, unless otherwise noted.

| PARAMETER | CONDITIONS | ADS8325I |  |  | ADS8325IB |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| POWER-SUPPLY REQUIREMENTS |  |  |  |  |  |  |  |  |
| Power Supply (VD) | Low-Voltage Levels | 2.7 |  | 3.6 | * |  | * | V |
|  | 5 V Logic Levels | 4.5 |  | 5.5 | * |  | * | V |
| Operating Supply Current ( $\mathrm{l}_{\mathrm{DD}}$ ) | $V_{D D}=3 \mathrm{~V}$ |  | 0.75 | 1.5 |  | * | * | mA |
|  | $V_{\text {DD }}=5 \mathrm{~V}$ |  | 0.9 | 1.5 |  | * | * | mA |
| Power-Down Supply Current ( $\mathrm{IDD}^{\text {) }}$ | $V_{D D}=3 V$ |  | 0.1 |  |  | * |  | $\mu \mathrm{A}$ |
|  | $V_{\text {DD }}=5 \mathrm{~V}$ |  | 0.2 |  |  | * |  | $\mu \mathrm{A}$ |
| Power Dissipation | $V_{D D}=3 \mathrm{~V}$ |  | 2.25 | 4.5 |  | * | * | mW |
|  | $V_{\text {DD }}=5 \mathrm{~V}$ |  | 4.5 | 7.5 |  | * | * | mW |
| Power Dissipation in Power-Down | $V_{D D}=3 \mathrm{~V}, \mathrm{CS}=\mathrm{V}_{\mathrm{DD}}$ |  | 0.3 |  |  | * |  | $\mu \mathrm{W}$ |
|  | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{CS}=\mathrm{V}_{\mathrm{DD}}$ |  | 0.6 |  |  | * |  | $\mu \mathrm{W}$ |

* indicates the same specifications as the ADS8325I.


## PIN CONFIGURATION

| Top View |  |  |  |  | MSOP |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | 1 | ADS8325 | 8 | $+\mathrm{V}_{\mathrm{DD}}$ |  |
|  | 2 |  | 7 | DCLOCK |  |
|  | 3 |  | 6 | $\mathrm{D}_{\text {OUT }}$ |  |
|  | 4 |  | 5 | $\overline{\mathrm{CS}} / \mathrm{SHDN}$ |  |

PIN DESCRIPTIONS

| NAME | PIN | I/O | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| REF | 1 | AI | Reference Input |
| +IN | 2 | AI | Noninverting Input |
| -IN | 3 | AI | Inverting Analog Input |
| GND | 4 | P | Ground |
| CS/SHDN | 5 | DI | Chip Select when LOW, Shutdown Mode when HIGH. |
| $\mathrm{D}_{\text {OUT }}$ | 6 | DO | The serial output data word. |
| DCLOCK | 7 | DI | Data Clock synchronizes the serial data transfer and determines conversion speed. |
| $V_{D D}$ | 8 | P | Power Supply |

NOTE: AI is Analog Input, DI is Digital Input, DO is Digital Output, and P is Power-Supply Connection.

## TIMING CHARACTERISTICS

| SYMBOL | DESCRIPTION | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{\text {SMPL }}$ | Analog Input Sample Time | 4.5 |  | 5.0 | Clk Cycles |
| $\mathrm{t}_{\text {conv }}$ | Conversion Time |  | 16 |  | Clk Cycles |
| $\mathrm{t}_{\text {CYC }}$ | Throughput Rate |  |  | 100 | kHz |
| $t_{\text {CSD }}$ | $\overline{\mathrm{CS}}$ Falling to DCLOCK LOW |  |  | 0 | ns |
| $\mathrm{t}_{\text {SUCS }}$ | $\overline{\mathrm{CS}}$ Falling to DCLOCK Rising | 20 |  |  | ns |
| $\mathrm{t}_{\text {HDO }}$ | DCLOCK Falling to Current $\mathrm{D}_{\text {Out }}$ Not Valid | 5 | 15 |  | ns |
| $\mathrm{t}_{\text {DIS }}$ | $\overline{\mathrm{CS}}$ Rising to $\mathrm{D}_{\text {Out }}$ Tri-State |  | 70 | 100 | ns |
| $t_{\text {EN }}$ | DCLOCK Falling to $\mathrm{D}_{\text {Out }}$ Enabled |  | 20 | 50 | ns |
| $\mathrm{t}_{\mathrm{F}}$ | $\mathrm{D}_{\text {Out }}$ Fall Time |  | 5 | 25 | ns |
| $t_{R}$ | $\mathrm{D}_{\text {OUT }}$ Rise Time |  | 7 | 25 | ns |

## TIMING DIAGRAMS



NOTE: A minimum of 22 clock cycles are required for 16 -bit conversion. Shown are 24 clock cycles. If $\overline{C S}$ remains LOW at the end of conversion, a new datastream with LSB-first is shifted out again.

SBAS226

Timing Diagrams and Test Circuits for the Parameters in the Timing Characteristics table.


Load Circuit for $t_{d D O}, t_{r}$, and $t_{f}$


Voltage Waveforms for $\mathrm{D}_{\mathrm{OUT}}$ Delay Times, $\mathrm{t}_{\mathrm{dDO}}$


Voltage Waveforms for $\mathrm{t}_{\text {dis }}$

NOTES: (1) Waveform 1 is for an output with internal conditions such that the output is HIGH unless disabled by the output control. (2) Waveform 2 is for an output with internal conditions such that the output is LOW unless disabled by the output control.


Voltage Waveforms for $D_{\text {OUT }}$ Rise and Fall Times, $t_{r}, t_{f}$


Voltage Waveforms for $t_{\text {en }}$

## TYPICAL CHARACTERISTICS: $\mathrm{V}_{\mathrm{DD}}=\mathbf{+ 5} \mathrm{V}$

At $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V}, \mathrm{~V}_{\text {REF }}=+5 \mathrm{~V}, \mathrm{f}_{\mathrm{SAMPLE}}=100 \mathrm{kHz}, \mathrm{f}_{\mathrm{CLK}}=24 \cdot \mathrm{f}_{\mathrm{SAMPLE}}$, unless otherwise noted



FREQUENCY SPECTRUM
(8192 point FFT, $\mathrm{F}_{\text {IN }}=1.0132 \mathrm{kHz},-0.2 \mathrm{~dB}$ )


SIGNAL-TO-NOISE RATIO AND SIGNAL-TO-NOISE + DISTORTION vs

INPUT FREQUENCY



FREQUENCY SPECTRUM
(8192 point FFT, $\mathrm{F}_{\mathrm{IN}}=10.0022 \mathrm{kHz},-0.2 \mathrm{~dB}$ )


## TYPICAL CHARACTERISTICS: $\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V}$ (Cont.)

At $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V}, \mathrm{~V}_{\text {REF }}=+5 \mathrm{~V}, \mathrm{f}_{\mathrm{SAMPLE}}=100 \mathrm{kHz}, \mathrm{f}_{\mathrm{CLK}}=24 \cdot \mathrm{f}_{\mathrm{SAMPLE}}$, unless otherwise noted.







## TYPICAL CHARACTERISTICS: $\mathrm{V}_{\mathrm{DD}}=\boldsymbol{+ 2 . 7 V}$

At $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}, \mathrm{~V}_{\text {REF }}=2.5 \mathrm{~V}, \mathrm{f}_{\mathrm{SAMPLE}}=100 \mathrm{kHz}, \mathrm{f}_{\mathrm{CLK}}=24 \cdot \mathrm{f}_{\mathrm{SAMPLE}}$, unless otherwise noted.


FREQUENCY SPECTRUM
(8192 point FFT, $\mathrm{F}_{\text {IN }}=1.0132 \mathrm{kHz},-0.2 \mathrm{~dB}$ )


SIGNAL-TO-NOISE RATIO AND
SIGNAL-TO-NOISE + DISTORTION vs
INPUT FREQUENCY



FREQUENCY SPECTRUM (8192 point FFT, $\mathrm{F}_{\mathrm{IN}}=10.0022 \mathrm{kHz},-0.2 \mathrm{~dB}$ )



## TYPICAL CHARACTERISTICS: $\mathrm{V}_{\mathrm{DD}}=+2.7 \mathrm{~V}$ (Cont.)

At $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}, \mathrm{~V}_{\mathrm{REF}}=2.5 \mathrm{~V}, \mathrm{f}_{\mathrm{SAMPLE}}=100 \mathrm{kHz}, \mathrm{f}_{\mathrm{CLK}}=24 \cdot \mathrm{f}_{\mathrm{SAMPLE}}$, unless otherwise noted.







## THEORY OF OPERATION

The ADS8325 is a classic Successive Approximation Register (SAR) Analog-to-Digital (A/D) converter. The architecture is based on capacitive redistribution that inherently includes a sample-andhold function. The converter is fabricated on a $0.6 \mu$ CMOS process. The architecture and process allow the ADS8325 to acquire and convert an analog signal at up to 100,000 conversions per second while consuming less than 4.5 mW from $+V_{D D}$. The ADS8325 requires an external reference, an external clock, and a single power source ( $\mathrm{V}_{\mathrm{DD}}$ ). The external reference can be any voltage between 2.5 V and 5.5 V . The value of the reference voltage directly sets the range of the analog input. The reference input current depends on the conversion rate of the ADS8325.
The external clock can vary between 24 kHz ( 1 kHz throughput) and 2.4 MHz ( 100 kHz throughput). The duty cycle of the clock is essentially unimportant as long as the minimum high and low times are at least 200ns ( $\mathrm{V}_{\mathrm{DD}}=4.75 \mathrm{~V}$ or greater). The minimum clock frequency is set by the leakage on the internal capacitors to the ADS8325.
The analog input is provided to two input pins: $+\mathbb{I N}$ and $-\mathbb{I N}$. When a conversion is initiated, the differential input on these pins is sampled on the internal capacitor array. While a conversion is in progress, both inputs are disconnected from any internal function.
The digital result of the conversion is clocked out by the DCLOCK input and is provided serially, most significant bit first, on the $\mathrm{D}_{\text {OUT }}$ pin. The digital data that is provided on the $\mathrm{D}_{\text {OUT }}$ pin is for the conversion currently in progress-there is no pipeline delay. It is possible to continue to clock the ADS8325 after the conversion is complete and to obtain the serial data least significant bit first. See the Digital Timing section for more information.

## ANALOG INPUT

The analog input of ADS8325 is differential. The +IN and -IN input pins allow for a differential input signal. The amplitude of the input is the difference between the +IN and $-I N$ input, or (+IN) - (-IN). Unlike some converters of this type, the -IN input is not resampled later in the conversion cycle. When the converter goes into the hold mode or conversion, the voltage difference between +IN and -IN is captured on the internal capacitor array.

The range of the -IN input is limited to -0.3 V to +0.5 V . Due to this, the differential input could be used to reject signals that are common to both inputs in the specified range. Thus, the -IN input is best used to sense a remote signal ground that may move slightly with respect to the local ground potential.

The general method for driving the analog input of the ADS8325 is shown in Figures 1 and 2. The -IN input is held at the common-mode voltage. The +IN input swings from -IN (or common-mode voltage) to -IN + $\mathrm{V}_{\text {REF }}$ (or commonmode voltage $+\mathrm{V}_{\text {REF }}$ ), and the peak-to-peak amplitude is $+\mathrm{V}_{\text {REF }}$. The value of $\mathrm{V}_{\text {REF }}$ determines the range over which the common-mode voltage may vary (see Figure 3). Figures 5 and 6 illustrate the typical change in gain and offset as a function of the common-mode voltage applied to the -IN pin.


FIGURE 2. Methods of Driving the ADS8325

The input current required by the analog inputs depends on a number of factors: sample rate, input voltage, source impedance, and power-down mode. Essentially, the current into the ADS8325 charges the internal capacitor array during the sample period. After this capacitance has been fully charged, there is no further input current. The source of the analog input voltage must be able to charge the input capacitance (20pF) to a 16-bit settling level within 4.5 clock cycles $(1.875 \mu \mathrm{~s})$. When the converter goes into the hold mode, or while it is in the power-down mode, the input impedance is greater than $1 \mathrm{G} \Omega$.


NOTE: The maximum differential voltage between + IN and -IN of the ADS8325 is $\mathrm{V}_{\text {REF }}$. See Figure 3 for a further explanation of the common-mode voltage range for differential inputs.

FIGURE 1. Differential Input Mode of the ADS8325.


FIGURE 3. +IN Analog Input: Common-Mode Voltage Range vs $V_{\text {REF }}$.

Care must be taken regarding the absolute analog input voltage. To maintain the linearity of the converter, the -IN input should not drop below GND -0.3 V or exceed GND +0.5 V . The +IN input should always remain within the range of $\mathrm{GND}-0.3 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$, or -IN to $-\mathrm{IN}+\mathrm{V}_{\mathrm{REF}}$, whichever limit is reached first. Outside of these ranges, the converter's linearity may not meet specifications.
To minimize noise, low bandwidth input signals with lowpass filters should be used. In each case, care should be taken to ensure that the output impedance of the sources driving the +IN and -IN inputs are matched. Often, a small capacitor (20pF) between the positive and negative inputs helps to match their impedance. To obtain maximum performance from the ADS8325, the input circuit from Figure 4 is recommended.


FIGURE 5. Change in Gain vs Common-Mode Voltage.


FIGURE 6. Change in Unipolar Offset vs Common-Mode Voltage.


FIGURE 4. Single-Ended and Differential Methods of Interfacing the ADS8325.

## REFERENCE INPUT

The external reference sets the analog input range. The ADS8325 will operate with a reference in the range of 2.5 V to $\mathrm{V}_{\mathrm{DD}}$. There are several important implications to this.
As the reference voltage is reduced, the analog voltage weight of each digital output code is reduced. This is often referred to as the Least Significant Bit (LSB) size and is equal to the reference voltage divided by 65,536 . This means that any offset or gain error inherent in the A/D converter will appear to increase, in terms of LSB size, as the reference voltage is reduced. For a reference voltage of 2.5 V , the value of LSB is $38.15 \mu \mathrm{~V}$, and for reference voltage of 5 V , the LSB is $76.3 \mu \mathrm{~V}$.
The noise inherent in the converter will also appear to increase with lower LSB size. With a 5 V reference, the internal noise of the converter typically contributes only 1.5LSBs peak-to-peak of potential error to the output code. When the external reference is 2.5 V , the potential error contribution from the internal noise will be 2 times larger (3LSBs). The errors due to the internal noise are Gaussian in nature and can be reduced by averaging consecutive conversion results.
For more information regarding noise, consult the typical characteristic "Peak-to-Peak Noise vs Reference Voltage." Note that the Effective Number Of Bits (ENOB) figure is calculated based on the converter's signal-to-(noise + distortion) ratio with a $1 \mathrm{kHz}, 0 \mathrm{~dB}$ input signal. SINAD is related to ENOB as follows:

$$
\text { SINAD }=6.02 \cdot E N O B+1.76
$$

As the difference between the power-supply voltage and reference voltage increases, the gain and offset performance of the converter will decrease. Figure 7 shows the typical change in gain and offset as a function of the difference between the power-supply voltage and reference voltage. For the combination of $\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{REF}}=2.5 \mathrm{~V}$, or $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{REF}}=5 \mathrm{~V}$, offset and gain error will be minimal. The most dramatic difference in offset can be seen when $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{REF}}=2.5 \mathrm{~V}$.


FIGURE 7. Change in Offset and Gain versus the Difference between Power-Supply and Reference Voltage.

With lower reference voltages, extra care should be taken to provide a clean layout including adequate bypassing, a clean power supply, a low-noise reference, and a low-noise input signal. Due to the lower LSB size, the converter will also be more sensitive to external sources of error, such as nearby digital signals and electromagnetic interference.
The equivalent input circuit for the reference voltage is presented in the Figure 8. The $5 \mathrm{k} \Omega$ resistor presents a constant load during the conversion process. At the same time, an equivalent capacitor of 20 pF is switched. To obtain optimum performance from the ADS8325, special care must be taken in designing the interface circuit to the reference input pin. To ensure a stable reference voltage, a $47 \mu \mathrm{~F}$ tantalum capacitor with low ESR should be connected as close as possible to the input pin. If a high output impedance reference source is used, an additional operational amplifier with a current limiting resistor must be placed in front of the capacitors.


FIGURE 8. Input Reference Circuit and its Interface.
When the ADS8325 is in power-down mode, the input resistance of the reference pin will have a value of $5 \mathrm{G} \Omega$. Since the input capacitors must be recharged before the next conversion starts, an operational amplifier with good dynamic characteristics must be used to buffer the reference input.

## NOISE

The transition noise of the ADS8325 itself is extremely low (see Figures 9 and 10); it is much lower than competing $A / D$ converters. These histograms were generated by applying a low-noise DC input and initiating 5000 conversions. The digital output of the A/D converter will vary in output code due to the internal noise of the ADS8325. This is true for all 16-bit, SARtype A/D converters. Using a histogram to plot the output codes, the distribution should appear bell-shaped with the peak of the bell curve representing the nominal code for the input value. The $\pm 1 \sigma, \pm 2 \sigma$, and $\pm 3 \sigma$ distributions will represent the $68.3 \%, 95.5 \%$, and $99.7 \%$, respectively, of all codes. The transition noise can be calculated by dividing the number of codes measured by 6 and this will yield the $\pm 3 \sigma$ distribution, or $99.7 \%$, of all codes. Statistically, up to three codes could fall outside the distribution when executing 1000 conversions. The ADS8325, with $<3$ output codes for the $\pm 3 \sigma$ distribution, will yield $\mathrm{a}< \pm 0.5 \mathrm{LSBs}$ of transition noise. Remember, to achieve this low-noise performance, the peak-to-peak noise of the input signal and reference must be $<50 \mu \mathrm{~V}$.


FIGURE 9. 5000 Conversion Histogram of a DC Input.


FIGURE 10. 5000 Conversion Histogram of a DC Input.

## AVERAGING

The noise of the A/D converter can be compensated by averaging the digital codes. By averaging conversion results, transition noise will be reduced by a factor of $1 / \sqrt{n}$, where $n$ is the number of averages. For example, averaging four conversion results will reduce the transition noise from $\pm 0.5 \mathrm{LSB}$ to $\pm 0.25 \mathrm{LSB}$. Averaging should only be used for input signals with frequencies near DC.
For AC signals, a digital filter can be used to low-pass filter and decimate the output codes. This works in a similar manner to averaging; for every decimation by 2 , the signal-to-noise ratio will improve 3 dB .

## DIGITAL INTERFACE

## SIGNAL LEVELS

The ADS8325 has a wide range of power-supply voltage. The A/D converter, as well as the digital interface circuit, is designed to accept and operate from 2.7 V up to 5.5 V . This voltage range will accommodate different logic levels.
When the ADS8325's power-supply voltage is in the range of 4.5 V to 5.5 V (5V logic level), the ADS8325 can be connected directly to another 5V CMOS integrated circuit.
Another possibility is that the ADS8325's power-supply voltage is in the range of 2.7 V to 3.6 V . The ADS8325 can be connected directly to another 3.3V LVCMOS integrated circuit.

## SERIAL INTERFACE

The ADS8325 communicates with microprocessors and other digital systems via a synchronous 3 -wire serial interface, as illustrated in the Timing Diagram and Timing Characteristics table. The DCLOCK signal synchronizes the data transfer with each bit being transmitted on the falling edge of DCLOCK. Most receiving systems will capture the bitstream on the rising edge of DCLOCK. However, if the minimum hold time for $D_{\text {Out }}$ is acceptable, the system can use the falling edge of DCLOCK to capture each bit.
A falling $\overline{\mathrm{CS}}$ signal initiates the conversion and data transfer. The first 4.5 to 5.0 clock periods of the conversion cycle are used to sample the input signal. After the fifth falling DCLOCK edge, $D_{\text {OUt }}$ is enabled and will output a LOW value for one clock period. For the next 16 DCLOCK periods, $D_{\text {Out }}$ will output the conversion result, most significant bit first. After the least significant bit (BO) has been output, subsequent clocks will repeat the output data, but in a least significant bit first format.
After the most significant bit (B15) has been repeated, $D_{\text {Out }}$ will tri-state. Subsequent clocks will have no effect on the converter. A new conversion is initiated only when $\overline{\mathrm{CS}}$ has been taken HIGH and returned LOW.

## DATA FORMAT

The output data from the ADS8325 is in Straight Binary format (see Figure 11). This figure represents the ideal output code for a given input voltage and does not include the effects of offset, gain error, or noise.


FIGURE 11. Ideal Conversion Characteristics (Condition: VCM $=0 \mathrm{~V}$, $\mathrm{VREF}=5 \mathrm{~V}$ ).

## POWER DISSIPATION

The architecture of the converter, the semiconductor fabrication process, and a careful design, allow the ADS8325 to convert at up to a 100 kHz rate while requiring very little power. However, for the absolute lowest power dissipation, there are several things to keep in mind.
The power dissipation of the ADS8325 scales directly with conversion rate. Therefore, the first step to achieving the lowest power dissipation is to find the lowest conversion rate that will satisfy the requirements of the system.

In addition, the ADS8325 is in power-down mode under two conditions: when the conversion is complete and whenever $\overline{\mathrm{CS}}$ is HIGH (see Timing Diagram). Ideally, each conversion should occur as quickly as possible, preferably at a 2.4 MHz clock rate. This way, the converter spends the longest possible time in the power-down mode. This is very important as the converter not
only uses power on each DCLOCK transition (as is typical for digital CMOS components), but also uses some current for the analog circuitry, such as the comparator. The analog section dissipates power continuously until the power-down mode is entered.

See Figures 12 and 13 for the current consumption of the ADS8325 versus sample rate. For these graphs, the converter is clocked at 2.4 MHz regardless of the sample rate. $\overline{\mathrm{CS}}$ is held HIGH during the remaining sample period.
There is an important distinction between the power-down mode that is entered after a conversion is complete and the full power-down mode that is enabled when $\overline{\mathrm{CS}}$ is HIGH. $\overline{\mathrm{CS}}$ LOW will shutdown only the analog section. The digital section is completely shutdown only when $\overline{\mathrm{CS}}$ is HIGH. Thus, if $\overline{\mathrm{CS}}$ is left LOW at the end of a conversion, and the converter is continually clocked, the power consumption will not be as low as when $\overline{\mathrm{CS}}$ is HIGH.


FIGURE 12. Power-Supply and Reference Current vs Sample Rate at $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$.


FIGURE 13. Power-Supply and Reference Current vs Sample Rate at $\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}$.

## SHORT CYCLING

Another way to save power is to utilize the $\overline{\mathrm{CS}}$ signal to short cycle the conversion. Due to the ADS8325 placing the latest data bit on the $D_{\text {OUT }}$ line as it is generated, the converter can easily be short cycled. This term means that the conversion can be terminated at any time. For example, if only 14 bits of the conversion result are needed, then the conversion can be terminated (by pulling $\overline{\mathrm{CS}}$ HIGH ) after the 14th bit has been clocked out.
This technique can be used to lower the power dissipation (or to increase the conversion rate) in those applications where an analog signal is being monitored until some condition becomes true. For example, if the signal is outside a predetermined range, the full 16-bit conversion result may not be needed. If so, the conversion can be terminated after the first n bits, where n might be as low as 3 or 4 . This results in lower power dissipation in both the converter and the rest of the system as they spend more time in power-down mode.

## LAYOUT

For optimum performance, care should be taken with the physical layout of the ADS8325 circuitry. This will be particularly true if the reference voltage is low and/or the conversion rate is high. At a 100 kHz conversion rate, the ADS8325 makes a bit decision every $416 n s$. That is, for each subsequent bit decision, the digital output must be updated with the results of the last bit decision, the capacitor array appropriately switched and charged, and the input to the comparator settled to a 16-bit level all within one clock cycle.
The basic SAR architecture is sensitive to spikes on the power supply, reference, and ground connections that occur just prior to latching the comparator output. Thus, during any single conversion for an $n$-bit SAR converter, there are $n$ "windows" in which large external transient voltages can easily affect the conversion result. Such spikes might originate from switching power supplies, digital logic, and high-power devices, to name a few. This particular source of error can be very difficult to track down if the glitch is almost synchronous to the converter's DCLOCK signal as the phase difference between the two changes with time and temperature, causing sporadic misoperation.
With this in mind, power to the ADS8325 should be clean and well bypassed. A $0.1 \mu \mathrm{~F}$ ceramic bypass capacitor should be placed as close as possible to the ADS8325 package. In addition, a $1 \mu \mathrm{~F}$ to $10 \mu \mathrm{~F}$ capacitor and a $5 \Omega$ or $10 \Omega$ series resistor may be used to low-pass filter a noisy supply.

The reference should be similarly bypassed with a $47 \mu \mathrm{~F}$ capacitor. Again, a series resistor and large capacitor can be used to low-pass filter the reference voltage. If the reference voltage originates from an op amp, make sure that the op amp can drive the bypass capacitor without oscillation (the series resistor can help in this case). Keep in mind that while the ADS8325 draws very little current from the reference on average, there are still instantaneous current demands placed on the external input and reference circuitry.
Texas Instrument's OPA627 op amp provides optimum performance for buffering both the signal and reference inputs. For low-cost, low-voltage, single-supply applications, the OPA2350 or OPA2340 dual op amps are recommended.
Also, keep in mind that the ADS8325 offers no inherent rejection of noise or voltage variation in regards to the reference input. This is of particular concern when the reference input is tied to the power supply. Any noise and ripple from the supply will appear directly in the digital results. While high-frequency noise can be filtered out as described in the previous paragraph, voltage variation due to the line frequency $(50 \mathrm{~Hz}$ or 60 Hz$)$ can be difficult to remove.
The GND pin on the ADS8325 should be placed on a clean ground point. In many cases, this will be the "analog" ground. Avoid connecting the GND pin too close to the grounding point for a microprocessor, microcontroller, or digital signal processor. If needed, run a ground trace directly from the converter to the power-supply connection point. The ideal layout will include an analog ground plane for the converter and associated analog circuitry.

APPLICATION CIRCUITS
Figure 14 shows a basic data acquisition system. The ADS8325 input range is connected to 2.5 V or 4.096 V . The $5 \Omega$ resistor and $1 \mu \mathrm{~F}$ to $10 \mu \mathrm{~F}$ capacitor filters the microcon-
troller "noise" on the supply, as well as any high-frequency noise from the supply itself. The exact values should be picked such that the filter provides adequate rejection of noise. Operational amplifiers and voltage reference are connected to analog power supply, $A V_{D D}$.


FIGURE 14. Two Examples of a Basic Data Acquisition System.

DGK (R-PDSO-G8)


NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion.
D. Falls within JEDEC MO-187

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to Tl's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:<br>Texas Instruments<br>Post Office Box 655303<br>Dallas, Texas 75265

